

Table of Contents

CONVENTIONS	D1-5	3.2.9 Programmable Frequency Synthesizer...	D1-26
REFERENCES.....	D1-8	3.2.10 CRT Controller.....	D1-26
1. PIN INFORMATION	D1-9	3.2.11 I ² C Port.....	D1-26
1.1 Pin Diagram — PCI Bus	D1-9	3.2.12 General-Purpose I/O Port (PCI Configuration)	D1-26
1.2 Pin Summary	D1-10	3.3 Functional Operation.....	D1-26
1.2.1 Host Interface Pins	D1-10	3.3.1 2D Graphics Engine	D1-26
1.2.2 Rambus® Pins	D1-11	3.3.2 3D Graphics (CL-GD5464)	D1-27
1.2.3 Video Pins	D1-12	3.3.3 Display Refresh	D1-27
1.2.4 Enhanced V-Port™ Pins.....	D1-12	3.3.4 Playback and Capture by the V-Port™ Bus	D1-27
1.2.5 I ² C Bus Pins	D1-13	3.3.5 Playback by the Host Bus.....	D1-27
1.2.6 Miscellaneous Pins.....	D1-13	3.3.6 I ² C Port Access (DDC/External Device Control)	D1-27
1.2.7 Power and Ground Pins.....	D1-13	3.3.7 BIOS Read	D1-27
2. DETAILED PIN DESCRIPTIONS ..	D1-15	3.4 Performance Notes	D1-28
2.1 Host Interface Pins.....	D1-15	3.5 Compatibility	D1-28
2.2 Rambus® Pins	D1-18	3.6 Board Testability.....	D1-28
2.2.1 Rambus® Channel A	D1-18	4. CONFIGURATION TABLES	D1-29
2.2.2 Rambus® Channel B	D1-19	4.1 Video Modes	D1-29
2.3 Video Pins.....	D1-20	4.2 Power-Up Configuration.....	D1-33
2.4 Enhanced V-Port™ Pins.....	D1-21	5. VGA REGISTER I/O MAP	D1-35
2.5 I ² C Bus Pins	D1-22	6. ELECTRICAL SPECIFICATIONS ..	D1-36
2.6 Miscellaneous Pins	D1-22	6.1 Absolute Maximum Ratings	D1-36
2.7 Power and Ground Pins	D1-22	6.2 DC Specifications	D1-37
3. FUNCTIONAL DESCRIPTION	D1-24	6.3 DAC Characteristics.....	D1-38
3.1 General.....	D1-24	6.4 List of Timings.....	D1-39
3.2 Functional Blocks.....	D1-25	7. PACKAGE SPECIFICATIONS.....	D1-49
3.2.1 Host Interface	D1-25	8. ORDERING INFORMATION	D1-50
3.2.2 2D Graphics Engine (CL-GD5462).....	D1-25		
3.2.3 3D Graphics Engine (CL-GD5464).....	D1-25		
3.2.4 Memory Controller (Rambus®).....	D1-25		
3.2.5 VGA Core	D1-25		
3.2.6 Enhanced V-Port™ Bus	D1-26		
3.2.7 RAMDAC	D1-26		
3.2.8 Video Pipeline.....	D1-26		